Application of a Testing Framework to VHDL Descriptions at Different Abstraction Levels
نویسندگان
چکیده
The test problem increasingly affects system design process, related costs and time to market. Requirements from VLSI/WSI manufacturers are for fast and reliable testability tools, with the possibility of their introduction in early phases of design. This paper presents a global toolset architecture for testability analysis and test pattern generation. Three abstraction levels are considered in this design flow, from the behavioral specifications, through RTL descriptions, down to gate level. In all these phases, VHDL is chosen as the referring description language. The paper will then present an application scenario, detailing the results achieved by the proposed methodology.
منابع مشابه
Pebble: A Language for Parametrised and Reconfigurable Hardware Design
Pebble is a simple language designed to improve the productivity and effectiveness of hardware design. It improves productivity by adopting reusable word-level and bit-level descriptions which can be customised by different parameter values, such as design size and the number of pipeline stages. Such descriptions can be compiled without flattening into various VHDL dialects. Pebble improves des...
متن کاملPebble: a Language for Parametrised and Reconngurable Hardware Design
Pebble is a simple language designed to improve the productivity and eeectiveness of hardware design. It improves productivity by adopting reusable word-level and bit-level descriptions which can be customised by diierent parameter values, such as design size and the number of pipeline stages. Such descriptions can be compiled without attening into various VHDL dialects. Pebble improves design ...
متن کاملPebble: A Language For Parametrised and Recon gurable Hardware Design
Pebble is a simple language designed to improve the productivity and e ectiveness of hardware design. It improves productivity by adopting reusable word-level and bit-level descriptions which can be customised by di erent parameter values, such as design size and the number of pipeline stages. Such descriptions can be compiled without attening into various VHDL dialects. Pebble improves design ...
متن کاملToward Automatic Test Pattern Generation for VHDL Descriptions
This paper describes an approach for defining a model for the VHDL descriptions which can be used for test generation purpose. The VHDL description can be transformed to this model by semantic preserving transformations without lost of information needed for test generation purpose. Together with the model definition a unified fault model is defined which can be easily related to well known fau...
متن کاملA VHDL Component Model for Mixed Abstraction Level Simulation and Behavioral Synthesis*
In the high-level synthesis domain, the integration of user defined RT components in the algorithmic specification plays an important role. The implementation of VHDL models emulating specific functional and timing behavior at the algorithmic level is expensive and time-consuming. Moreover, particular functional and timing behavior can only be implemented at the RT level, e.g. interrupt handlin...
متن کامل